External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.7.4. Using the EMIF Debug Toolkit

The main view of the EMIF Debug Toolkit contains the Memory Configuration and Calibration tabs.

Memory Configuration Tab

The Memory Configuration tab shows the IP settings, which you defined when you parameterized the EMIF IP.

Figure 79. Memory Configuration Tab

Calibration Tab

The Calibration tab allows you to rerun calibration and the traffic generator

Figure 80. Calibration Tab