External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.9. s0_axi4lite_clk for EMIF

Axilite clock interface

Table 34.  Interface: s0_axi4lite_clkInterface type: clock
Port Name Direction Description
s0_axi4lite_clk input Axilite clock