External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.2.4. Pin Placements for Intel Agilex 7 M-Series FPGA LPDDR5 EMIF IP