External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.7. Debugging with the External Memory Interface Debug Toolkit

The External Memory Interface Debug Toolkit for Intel Agilex® 7 M-Series FPGAs provides access to data collected by the Nios® II sequencer during memory calibration, as well as analysis tools to evaluate the stability of the calibrated interface and assess hardware conditions.

The debug toolkit provides the following types of reports:

  • Interface and memory configuration, such as external memory protocol and interface width.
  • Calibration results (pass or fail).
  • Traffic test results (pass or fail).
  • Debug prints, which consist of delay settings and margins, as well as VREF settings and margins in each calibration. Debug Prints are printed to a text file for further analysis.

The debug toolkit provides the following task and analysis capabilities:

  • Ability to request recalibration of the memory interface.
  • Ability to rerun the traffic generator in the design example.