External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.3.7. DDR5 PCB Layout Guidelines

This section describes PCB layout guidelines for a DDR5 interface.

Intel Agilex® 7 M-Series devices support DDR5 interfaces for both discrete components and DIMMs, RDIMMs, SODIMMs, and LRDIMMs, with both thin and thick PCB stackups. The maximum supported data rates vary depending on the selected topology and thickness of circuit board.