5.3. Stack Clocking for Fracturability
You choose the highest frequency system clock to receive the highest bandwidth across all possible DR protocols. Any protocols requiring smaller bandwidth rely on the data valid throttling to achieve the effective link bandwidth. The same selected frequency applies regardless of the FEC type.
The dynamic reconfiguration suite doesn't support explicit crediting mechanism between the different MAC, PCS, and FEC blocks. To prevent overrun in the protocol IPs FIFOs, the protocol bandwidth and the link bandwidth must match.
- The system PLL and reference clock to the system PLL are fixed.
- The protocol with the highest bandwidth determines the system clock frequency. The maximum supported system clock frequency is 1 GHz.
- The transceiver interface FIFOs are in an elastic mode and the EMIB FIFOs are in phase compensation mode.
Did you find the information on this page useful?