F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide

ID 711009
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.26. Dynamic Reconfiguration TX Channel out of Reset

Table 45.   dyn_rcfg_dr_tx_fully_out_reset_reg
Offset 0x64
Addressing Mode 32-bits
Description Dynamic reconfiguration status register.
Table 46.   dyn_rcfg_dr_tx_fully_out_reset_reg Field Description
Bit Type Reset Description
31:20 RO 0 Reserved
19:0 RO 0 TX Channel is Fully out of Reset State

Indicates the TX channel is fully out of a reset state.

Fully out of TX reset state status[N] = i_tx_lane_current_state[(19-N)*3+1] , where N is the number of channels from 0 to 19.

  • N = 0-3: FHT channels 0-3
  • N = 4-19: FGT channels 0-15

Did you find the information on this page useful?

Characters remaining:

Feedback Message