F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide

ID 711009
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.7. Dynamic Reconfiguration Next Profile 5

Table 22.   dyn_rcfg_dr_next_profile_5_reg
Offset 0x18
Addressing Mode 32-bits
Description Dynamic reconfiguration control and status register.

Refer to dyn_rcfg_dr_next_profile_2_reg register.