F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 1/24/2024
Document Table of Contents
Give Feedback Run-time Reset Sequence Approximate Time Durations

The following table provides approximate times for Run-time Reset Sequence—TX + RX. The numbers are provided for general guidance. They are meant to give an idea of the timescale involved for the reset sequence and are subject to change without notice.

Table 84.  Run-time Reset Sequence Approximate Time Durations
Event Sequence Simulation Max Time
tx_reset_ack deassert to tx_ready assert 740 us
tx_reset assert to tx_ready deassert 400 us
tx_reset assert to tx_reset_ack assert 600 us
rx_reset_ack deassert to rx_ready assert 900 us
rx_reset assert to rx_ready deassert 400 us
rx_reset assert to rx_reset_ack assert 1.4 ms