F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 1/24/2024
Public
Document Table of Contents
Give Feedback

5. F-Tile PMA/FEC Direct PHY Design Implementation

This chapter describes the IP parameterization, PHY IP connections, simulation, and tile placement planning for a F-Tile PMA/FEC Direct PHY design. The design implements two 25.78125 Gbps NRZ PMA Direct FGT lanes, with a throughput of 51.5625 Gbps, and with system PLL datapath clocking mode.