F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 1/24/2024
Public
Document Table of Contents
Give Feedback

5.6. Connecting the F-Tile PMA/FEC Direct PHY Design IP

After generating the RTL and supporting files for the F-Tile PMA/FEC Direct PHY Intel® FPGA IP and F-Tile Reference and System PLL Clocks Intel® FPGA IP, you connect the two IP together in the top level file (top.v) based on the connections in F-tile PMA/FEC Direct PHY Design IP Connections. Verify the top-level connection before running the Design Analysis Compiler stage.

Table 108.   F-tile PMA/FEC Direct PHY Design IP Port Connections
F-Tile Reference and System PLL Clocks Intel® FPGA IP Ports F-Tile PMA/FEC Direct PHY Intel® FPGA IP Ports
out_refclk_fgt_0
  • tx_pll_refclk_link 46
  • rx_cdr_refclk_link
out_systempll_clk_0

System_pll_clk_link

46 Ports ending in "_link" must connect to the F-Tile Reference and System PLL Clocks Intel® FPGA IP. These ports cannot be simulated