F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 1/24/2024
Public
Document Table of Contents
Give Feedback

3. Implementing the F-Tile PMA/FEC Direct PHY Intel® FPGA IP

The following chapters describe implementation of the Intel Agilex® 7 F-tile physical (PHY) layer IP, PLLs, and clock networks. Refer to these chapters for implementation details of IP instantiation, connection, simulation, and tile placement for Intel Agilex® 7 F-tile designs.

Implementation of F-tile PMA/FEC PHY designs involves instantiation and connection of the following required and optional Intel® FPGA IP that is available in the Intel® Quartus® Prime IP catalog:

  • F-Tile PMA/FEC Direct PHY Intel® FPGA IP (Required)
  • F-Tile Reference and System PLL Clocks Intel® FPGA IP (Required)
This user guide organizes information into the following chapters describing the IP and implementation: