F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 8/04/2025
Public
Document Table of Contents

3. Implementing the F-Tile PMA/FEC Direct PHY IP

The following chapters describe implementation of the Agilex™ 7 F-tile physical (PHY) layer IP, PLLs, and clock networks. Refer to these chapters for implementation details of IP instantiation, connection, simulation, and tile placement for Agilex™ 7 F-tile designs.

Implementation of F-Tile PMA/FEC PHY designs involves instantiation and connection of the following required and optional IPs that are available in the Quartus® Prime IP catalog:

  • F-Tile PMA/FEC Direct PHY IP (Required)
  • F-Tile Reference and System PLL Clocks IP (Required)
This user guide organizes information into the following chapters describing the IP and implementation: