Cyclone V Device Datasheet

ID 683801
Date 11/27/2019
Public
Document Table of Contents

Memory Output Clock Jitter Specifications

Table 37.  Memory Output Clock Jitter Specifications for Cyclone® V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10–12, equivalent to 14 sigma.

Intel recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter Clock Network Symbol –C6 –C7, –I7 –C8 Unit
Min Max Min Max Min Max
Clock period jitter PHYCLK tJIT(per) –60 60 –70 70 –70 70 ps
Cycle-to-cycle period jitter PHYCLK tJIT(cc) 90 100 100 ps

Did you find the information on this page useful?

Characters remaining:

Feedback Message