AN 896: Multi-Rail Power Sequencer and Monitor Reference Design

ID 683778
Date 9/30/2019
Public
Document Table of Contents

2.3.2. Sequencer ADC Decoder (ADC_Decoder)

The Sequencer ADC Decoder component decodes up to 16 Avalon® Streaming ( Avalon® -ST) ADC interfaces to sets of voltage level busses. Depending on which device you choose, each Avalon® -ST ADC interface can contain voltage levels of up to nine or 17 analog input channels. The sequencer allows a total of 144 monitored voltage levels.

Additionally, the Sequencer ADC Decoder component allows you to map any of the voltage level busses or external POK signals to any monitored VOUT or VIN rail. The configurable options allow you to specify the number of VOUT rails, the number of ADC interfaces, the number of power good inputs (POK signals), and how long to debounce the power good inputs.

The debouncer passes through the POK signal only after it has been stable for the duration of the debounce interval. You can select from 28 levels of debounce. The duration of the interval depends on the clock frequency that you provide to the component.

Figure 7.  Sequencer ADC Decoder Parameter Editor


The progression of the debounce level is exponential in time. The parameter editor of the Sequencer ADC Decoder component calculates the debounce duration only after the clock of the component connects to the system clock in Platform Designer. Otherwise, the parameter editor does not make any calculation and the Component’s Clock Frequency box displays 0 MHz.

For every VIN and VOUT rail, you can select the source for the ADC Interface/PG input and the ADC/PG Channel. Typically, select a unique interface and channel combination for each rail. If you set multiple rails to the same combination, the parameter editor displays a warning message. However, the Intel® Quartus® Prime software still allows you to generate the system if that is what you want.

Did you find the information on this page useful?

Characters remaining:

Feedback Message