3. Core Partition Reuse Debug—Consumer
In this tutorial, the Consumer receives a final core partition with boundary ports that correspond to signals useful for debugging. The Consumer adds the black box file and assigns the .qdb in the Consumer project. Then, the Consumer debugs the parent and reused core partition with a Signal Tap HDL instance, tapping partition boundary ports as pre-synthesis nodes.
Because the exported .qdb includes compiled netlist information, the Consumer project must target the same FPGA device part number, and use the same Intel® Quartus® Prime version as the Developer project.
Completed Tutorial Files
The Core_Partition_Reuse/Completed/Consumer/ tutorial directory contains the completed files for this tutorial module.
Tutorial Module Steps
This tutorial module includes the following steps:
Did you find the information on this page useful?