100G Interlaken Intel® FPGA IP User Guide

ID 683338
Date 9/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.2. RXFIFO Address Width

The RXFIFO Address Width parameter specifies the number of bits in the address (offset) of an entry in the RX Reassembly FIFO. The number of bits is log2 of the depth of this FIFO. Each RX Reassembly FIFO entry is a 64-bit word.

The default value for the RXFIFO Address Width parameter is 12, specifying this FIFO can hold 212 (==4K) 64-bit words. Adjusting this parameter may affect your ability to close timing for your design. However, you can adjust this parameter subject to the successful closure of the timing.