100G Interlaken Intel® FPGA IP User Guide

ID 683338
Date 9/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8. Advanced Parameter Settings

Advanced users can further customize the 100G Interlaken IP core by modifying hidden parameters that are not displayed in the 100G Interlaken parameter editor. These parameters can only be modified in the Verilog RTL instantiation in the generated ilk_core .sv file and the instantiation of the 100G Interlaken IP core in the top level design file.

The following topics describe the hidden parameters and tell you how to modify their values.

Did you find the information on this page useful?

Characters remaining:

Feedback Message