100G Interlaken Intel® FPGA IP User Guide

ID 683338
Date 9/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents 100G Interlaken IP Core RX Regroup Block

The 100G Interlaken IP core RX regroup block performs the following functions:

  • Translates the IP core internal data format to the outgoing user application data irx_data format.
  • Implements domain crossing from the rx_mac_clk clock domain to the rx_usr_clk clock domain.
Note: Regroup block requires the upstream logic to send packets with the minimum BURSTMIN and BURSTSHORT parameter setting as 64 bytes.