Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 5/08/2024
Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 1D LUT Intel® FPGA IP 9. 3D LUT Intel® FPGA IP 10. AXI-Stream Broadcaster Intel® FPGA IP 11. Bits per Color Sample Adapter Intel FPGA IP 12. Black Level Correction Intel® FPGA IP 13. Black Level Statistics Intel® FPGA IP 14. Chroma Key Intel® FPGA IP 15. Chroma Resampler Intel® FPGA IP 16. Clipper Intel® FPGA IP 17. Clocked Video Input Intel® FPGA IP 18. Clocked Video to Full-Raster Converter Intel® FPGA IP 19. Clocked Video Output Intel® FPGA IP 20. Color Plane Manager Intel® FPGA IP 21. Color Space Converter Intel® FPGA IP 22. Defective Pixel Correction Intel® FPGA IP 23. Deinterlacer Intel® FPGA IP 24. Demosaic Intel® FPGA IP 25. FIR Filter Intel® FPGA IP 26. Frame Cleaner Intel® FPGA IP 27. Full-Raster to Clocked Video Converter Intel® FPGA IP 28. Full-Raster to Streaming Converter Intel® FPGA IP 29. Genlock Controller Intel® FPGA IP 30. Generic Crosspoint Intel® FPGA IP 31. Genlock Signal Router Intel® FPGA IP 32. Guard Bands Intel® FPGA IP 33. Histogram Statistics Intel® FPGA IP 34. Interlacer Intel® FPGA IP 35. Mixer Intel® FPGA IP 36. Pixels in Parallel Converter Intel® FPGA IP 37. Scaler Intel® FPGA IP 38. Stream Cleaner Intel® FPGA IP 39. Switch Intel® FPGA IP 40. Tone Mapping Operator Intel® FPGA IP 41. Test Pattern Generator Intel® FPGA IP 42. Unsharp Mask Intel® FPGA IP 43. Video and Vision Monitor Intel FPGA IP 44. Video Frame Buffer Intel® FPGA IP 45. Video Frame Reader Intel FPGA IP 46. Video Frame Writer Intel FPGA IP 47. Video Streaming FIFO Intel® FPGA IP 48. Video Timing Generator Intel® FPGA IP 49. Vignette Correction Intel® FPGA IP 50. Warp Intel® FPGA IP 51. White Balance Correction Intel® FPGA IP 52. White Balance Statistics Intel® FPGA IP 53. Design Security 54. Document Revision History for Video and Vision Processing Suite User Guide

10.1. About the AXI-Stream Broadcaster IP

The IP broadcasts an input video streaming to multiple output video streaming interfaces. Both video input and output interfaces work on the same clock domain. The IP comprises the main AXI4-Stream broadcast logic and synchronous streaming FIFO buffers.

The broadcast logic replicates the video streaming input bus to N outputs. You specify N at build time. The IP offers full, lite, and full-raster variants of Intel FPGA streaming video. For more information, refer to the Intel FPGA Streaming Video Protocol Specification.

To process TREADY backpressure on the output interfaces, each output has either a FIFO buffer of configurable depth, or a shim, which is equivalent to a 1-depth FIFO buffer. If an output deasserts its TREADY, its FIFO buffer continues to accept input until it is full. If any one of the output FIFO buffers is full and you turn on Global stall, the broadcaster stalls the input by deasserting its TREADY. The IP stops new input from filling any of the FIFO buffers until all the FIFO buffers are ready to accept new data. If you turn off Global stall option, the broadcaster input never stalls but the FIFO buffers drop new input when they are full. In either case, each output always asserts TVALID when data is present in its FIFO buffer.

Typically, you use full-raster variants for real-time video. The input and output TREADY signals are entirely optional. Disabling TREADY on any interface removes the signal and stops any backpressure on that interface. For outputs, this action replaces the FIFO buffer with a simple register stage. If you do not turn on TREADY on any of the outputs, global stall has no effect and the IP removes the option.

With these different backpressure options available, you consider the system design and determine what amount of backpressure is acceptable on each interface. For example, a processing pipeline operating on non-real-time video streams might want the global stall option. However, in a system where the broadcaster is dealing with real-time video, stalling the input might be unacceptable. Output FIFO buffers must be large enough so that no pushback reaches the broadcaster.