DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 4/29/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Link Parameters Interface

The sink provides link level data for debugging and configuring external components using the rx_lane_count port.