DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 4/29/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.3.10. DPTX_TEST_264BIT_PATTERN5

Address: 0x0019

Direction: RW

Reset: 0x00000000

Table 90.  DPTX_TEST_264BIT_PATTERN5 Bits

Bit

Bit Name

Function

31:0

264BIT_PATTERN5

Bits 159:128 of the 264 bit custom pattern for PHY compliance test.