DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 4/29/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.3.4. DPTX_PRE_VOLT3/DPTX_REG_TXFFE3

These ports drive the respective tx_vod, tx_emp ports (8B/10B channel coding), and tx_reconfig_ffe3 (128B/132B channel coding).

Address: 0x0013

Direction: RW

Reset: 0x00000000

Table 84.  DPTX_PRE_VOLT3/DPTX_REG_TXFFE3 Bits

Bit

Bit Name

Function

31:8

Unused

7:4 TX_FFE3

128B/132B Channel Coding:

Tx FFE Preset on lane 3

3:2

PRE3

8B/10B Channel Coding:

Pre-emphasis output on lane 3

1:0

VOLT3

8B/10B Channel Coding:

Voltage swing output on lane 3