DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 4/29/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.7.2. DPRX0_AUD_NAUD

Received audio Naud register, DPRX0_AUD_NAUD.

Address: 0×0031

Direction: RO

Reset: 0×00000000

Table 184.  DPRX0_AUD_NAUD Bits

Bit

Bit Name

Function

31:24

Unused

23:0

NAUD/AFREQ[47:24]

8B/10B Channel Coding:

Received audio Naud

128B/132B Channel Coding:

Received audio AFREQ{47:24}