Intel® Agilex™ Device Family Pin Connection Guidelines

ID 683112
Date 9/22/2022
Public
Document Table of Contents

1.4. Intel® Agilex™ P-Tile Pins

This section contains connection guidelines that are specific to the Intel® Agilex™ P-tile devices. The connection guidelines for the Intel® Agilex™ core pins are listed in the Intel® Agilex™ Core Pins section.
Note: You cannot change the P-tile IP for the PCI Express (PCIe) pin allocation in the Intel® Quartus® Prime project, but the P-tile IP for the PCIe supports lane reversal and polarity inversion on the PCB.

Did you find the information on this page useful?

Characters remaining:

Feedback Message