AN 958: Board Design Guidelines

ID 683073
Date 6/26/2023
Document Table of Contents Active Parallel Termination

Figure 33 shows an active parallel termination scheme, where the terminating resistor (RT = Z0) is tied to a bias voltage (VBIAS). In this scheme, the voltage is selected so that the output drivers can draw current from the high- and low-level signals. However, this scheme requires a separate voltage source that can sink and source currents to match the output transfer rates.

Figure 33. Active Parallel Termination

Figure 34 shows the active parallel fly-by termination scheme.

Figure 34. Active Parallel Fly-By Termination

Did you find the information on this page useful?

Characters remaining:

Feedback Message