18.104.22.168.6. Differential Pair Termination
Differential signal I/O standards require a termination resistor between the signals at the receiving device (refer to Figure 38). For the LVDS and LVPECL standard, the termination resistor should match the differential load impedance of the bus (i.e., typically 100 Ω). Intel Stratix® family of devices, and Mercury™ devices have an on-chip termination option. Using on-chip termination decreases required board space.
Figure 39 shows the differential pair fly-by termination scheme for the LVDS and LVPECL standard.
3.3-V PCML uses two parallel 100-Ω termination resistors at the transmitter and two parallel 50-Ω termination resistors at the receiver (refer to Figure 40). The termination voltage (VT) is the same as the VCCIO voltage (3.3 V).
Figure 41 shows the differential pair, fly-by termination scheme for 3.3-V PCML.
Did you find the information on this page useful?