PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs

ID 853726
Date 8/20/2025
Public
Document Table of Contents

6.3. LPDDR4 Interface Design Guidelines

Agilex™ 3 devices support LPDDR4 interfaces for memory down configuration only. Both thin and thick PCB stack-ups are supported.