Ethernet Subsystem Intel® FPGA IP User Guide: Early Access Customer Release

ID 773413
Date 4/14/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7. Recommended Clock Connections

The following figure shows the recommended clocking for each Ethernet Port provided by the core; p<n>_app_ss_st_tx_clk and p<n>_app_ss_st_rx_clk must be driven by the same o_p<n>_clk_pll port.

Figure 8. Recommended Clock Connections for Normal Operation

The Tile Refclk/PLL IP and i_clk_sys is instantiated within HSSI SS and only applicable for F-tile.