Ethernet Subsystem Intel® FPGA IP User Guide: Early Access Customer Release

ID 773413
Date 4/14/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1. AXI4 Interfaces

The AXI4 interfaces are named under the following convention.
  • Input to subsystem
    app_ss_<st|mm|lite>_<signal_category> p<port>_<AXI spec name><_n if 
    active low polarity>
  • Output from subsystem
    ss_app_<st|mm|lite>_<signal_category>_p<port>_<AXI spec name><_n if 
    active low polarity>