Agilex™ 5 FPGAs and SoCs Device Overview

ID 762191
Date 4/01/2024
Document Table of Contents

1.4. Additional Features for Agilex™ 5 SoCs

In addition to the common features of the Agilex™ 5 FPGAs and SoCs, the Agilex™ 5 SoCs provide additional features.
Table 3.  Features Specific to Agilex™ 5 SoCs
SoC Subsystem Feature Description
HPS Multiprocessor unit core
  • Multicore Arm* processors, including dual-core Arm* Cortex* -A76 MPCore and dual-core Arm* Cortex* -A55 MPCore processors, with Arm* CoreSight* debug and trace technology
  • Scalar floating-point unit supporting single and double precision
  • Arm* Neon* technology media processing engine for each processor
System controllers
  • System memory management unit (SMMU)
  • Cache coherency unit (CCU)
  • Arm* Cortex* -A76:
    • Level 1 cache per core:
      • 64 kilobytes (KB) L1 instruction cache with parity
      • 64 KB L1 data cache with ECC
    • Level 2 cache per core: Unified 256 KB L2 data and instructions cache with ECC
  • Arm* Cortex* -A55:
    • Level 1 cache per core:
      • 32 KB L1 instruction cache with parity
      • 32 KB L1 data cache with ECC
    • Level 2 cache per core: Unified 128 KB L2 data and instructions cache with ECC
  • Shared level 3 cache: 2 megabytes (MB) L3 cache
On-chip memory 512 KB on-chip RAM
Direct memory access (DMA) Eight-channel DMA controller
Ethernet MAC (TSN)
  • Three 10 Mbps/100 Mbps/1 Gbps/2.5 Gbps Ethernet MACs with integrated DMA and Time-Sensitive Networking (TSN) support
  • 1 Gbps and 2.5 Gbps (2.5 Gbps requires soft paths to the transceivers)
  • One USB 2.0 On-The-Go (OTG) with integrated DMA
  • One USB 3.1 Gen 1
UART Two UART 16550-compatible controllers
Serial peripheral interface (SPI) controller Four SPI (two masters and two slaves)
I2C Five I2C controllers
I3C Two I3C controllers
SD/SDIO/eMMC controller
  • SD/eMMC devices up to version 5.1
  • SD devices up to version 6.1
  • SDIO devices up to version 4.1
NAND flash controller
  • One ONFI 1.x and 2.x
  • 8 bit and 16 bit support
  • Compatible with Toggle 1.x and 2.x specifications
GPIO Maximum of 48 software-programmable GPIOs
  • Four general-purpose timers
  • Five watchdog timers
  • Secure boot
  • AES encryption
  • Secure Hash Algorithms (SHA) and Elliptic Curve Digital Signature Algorithm (ECDSA) authentications
External memory interface

Hard memory controllers:

  • D-Series—DDR4, DDR5, LPDDR4, and LPDDR5
  • E-Series:
    • Device Group A—DDR4, DDR5, LPDDR4, and LPDDR5
    • Device Group B—DDR4, LPDDR4, and LPDDR5