Intel® Arria® 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide

ID 683871
Date 9/01/2020
Document Table of Contents
Give Feedback

3.5.5. Programming CvP Images

You must program the periphery image (.periph.jic) if you are using Active Serial mode and then download the core image (.core.rbf) using the PCIe Link. You can use JTAG to load different programming files (i.e. .sof/.jic/periph.pof) into your selected CvP initialization enabled Intel® Arria® 10 device.

After loading the periphery image via the JTAG port, the link should reach the expected data rate and link width. You can confirm the PCIe link status using the RW Utilities.

Follow these steps to program and test the CvP functionality:
  1. Plug the Intel® Arria® 10 FPGA Development Kit into the PCI Express slot of the DUT PC and power it ON. Altera recommends that you use the ATX power supply that the development kit includes.
  2. On the host PC, open the Quartus Prime Tools menu and select Programmer.
  3. Click Auto Detect to verify that the USB Blaster recognizes the Intel® Arria® 10 FPGA.
  4. Follow these steps to program the periphery image:
    1. Select Intel® Arria® 10 device, and then right click None under File column.
    2. Navigate to .periph.jic file and click Open.
    3. Under Program/Configure column, select the respective devices. For example, 10AX115S1E2 and EPCQL1024.
    4. Click start to program the periphery image into EPCQL1024 flash.
    Figure 8. Illustrating the specified options to the program periphery image
  5. After the .periph.jic is programmed, the FPGA must be powered cycle to allow the new peripheral image to load from the on-board flash into the FPGA. To force the host PC to re-enumerate the link with the new image, power cycle the DUT PC and the Intel® Arria® 10 FPGA Development Kit.
  6. You can use RW Utilities or another system software driver to verify the link status. You can also confirm expected link speed and width.
  7. Follow these steps to program the core image:
    1. Copy the .core.rbf file to appropriate Quartus Prime bin install directory. Depending on the 32-bit or 64-bit system, the folder is …./quartus/bin32 or …./quartus/bin64.
    2. Open a Command Prompt in Windows, change the directory to the same mentioned above where the file is copied.
    3. Type the following command to program the core image:

      quartus_cvp --vid=<Vendor ID> --did=<Device ID> xxx.core.rbf

      where the value of Vendor ID and Device ID are in hexadecimal and specified in the Hard IP for PCI Express dialog box. For example, quartus_cvp --vid=1172 --did=e003 xxx.core.rbf.

    4. The figure below shows the results of a successful CvP programming.
      Figure 9. Command Prompt Console
    If you implement your own software driver to program the core image, refer to the CvP Driver Support section.
    If you are using the open source Linux driver, perform the following steps to program the core image:
    1. Copy the .core.rbf file to your working directory.
    2. Open a console in Linux. Change directory to the same mentioned above where the file is copied.
    3. Program the core image by typing the following command:
      cp *.core.rbf /dev/altera_cvp