Intel® Quartus® Prime Pro Edition User Guide: Partial Reconfiguration

ID 683834
Date 10/04/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5. Partial Reconfiguration Region Controller Intel® FPGA IP

The Partial Reconfiguration Region Controller Intel® FPGA IP provides a standard interface through the Freeze Control block that controls handshaking with the PR region. The PR handshake ensures that PR region transactions complete before freeze of the interface.
Table 35.  PR Region Controller Sections
IP Component Description
Freeze Control and Status Register Freeze status register that generates the freeze output signal.
Freeze Control Block Performs PR handshaking and resets the PR region.
Conduit Splitter Connects the controller's freeze signal to one or more Freeze Bridge components. Receives the freeze signal from the Freeze Control Block, and assigns the freeze input signal to one or more freeze output signals.
Conduit Merger Connects the illegal_request signal from one or more Freeze Bridge components to the PR Region Controller.

The illegal_request is a single-bit output signal from the Freeze Bridge. Conduit Merger concatenates the single-bit signal from multiple Freeze Bridges into a multi-bit bus. The Conduit Merger then connects the bus to the Freeze Control Block.

Figure 53. Partial Reconfiguration Region Controller IP Core