126.96.36.199. Adding the Partial Reconfiguration Controller Intel® Arria® 10/Cyclone 10 FPGA IP
Use this IP core in Intel® Arria® 10 or Intel® Cyclone® 10 GX designs when performing partial reconfiguration with an internal PR host, Nios® II processor, PCI Express* , or Ethernet interface.
During partial reconfiguration, you send a PR bitstream stored outside the FPGA to the PR control block inside the FPGA. This communication enables the control block to update the CRAM bits necessary for reconfiguring the PR region in the FPGA. The PR bitstream contains the instructions (opcodes) and the configuration bits necessary for reconfiguring a specific PR region.
Instantiate the IP core from the Intel® Quartus® Prime IP Catalog (Tools > IP Catalog) to automatically connect the IP to the Intel® Arria® 10 or Intel® Cyclone® 10 GX PR control block.
If you create your own custom logic to perform the function of the IP core, manually instantiate the control block to communicate with the FPGA system.
Did you find the information on this page useful?