Intel® Quartus® Prime Pro Edition User Guide: Partial Reconfiguration

ID 683834
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. Internal and External PR Host Configurations

You perform PR with either an internal host residing in the core resources, or with an external host via dedicated device pins. Use of an internal host stores of all PR host logic on the FPGA device, rather than on an external device. The PR host interfaces with the control block through simple handshaking and data transfer.
Figure 33.  Intel® Arria® 10 or Intel® Cyclone® 10 GX Partial Reconfiguration IP Components (Internal Host)
Figure 34.  Intel® Stratix® 10 or Intel® Agilex™ Partial Reconfiguration IP Components (Internal Host)
Figure 35. Partial Reconfiguration with Microcontroller External Host ( Intel® Arria® 10 or Intel® Cyclone® 10 GX device)
Figure 36. Partial Reconfiguration with HPS Internal Host ( Intel® Arria® 10 or Intel® Cyclone® 10 GX device)