3.8.3. Application Specific Bits
|Bit ||Bit ||Bit ||Description|
Data mover considers this as MSI/MSI-X/WB and picks the address/data from AVST sink interface in D2H direction (d2hdm_desc).
Not applicable for H2D, and external DMA controller must drive 0.
No interrupt from external DMA controller and expecting the external DMA to use the descriptor format to request sending MSI-X with MSI-X vector number (MSI-X_Vector_num).
Not applicable in D2H direction.
In current release of the support for external DMA controller, the DMA controller has the descriptor stored internally to figure out generation of an interrupt. The DMA controller generates the interrupt by queueing an MSI-X/MSI write to the D2H Data Mover’s descriptor queue with MM_mode=0 and application specific bits.
Did you find the information on this page useful?