Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 1/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.11. User Functional Level Reset (FLR)

When the DMA engine receives Functional Level Resets from the PCle HIP module, the reset requests are propagated to the downstream logic via this interface. In addition to performing resets to its internal logic, the FLR interface waits for an acknowledgment from user logic for the reset request before it issues an acknowledgement to the PCle HIP.

Table 45.  User FLR Interface Signals
Signal Name I/O Description
usr_flr_rcvd_val_o Output

Indicates user logic to begin fir for the specified channel in usr_flr_rcvd_chan_num_o asserted until usr_flr_completed_i input is sampled 1'b1.

usr_flr_rcvd_chan_num_ o [10:0] Output

Indicates Channel number for which flr has to be initiated by user logic.

usr_flr_completed_i Input

One-cycle pulse from the application indicates completion of flr activity for channel in usr_flr_rcvd_chan_num_o.

Did you find the information on this page useful?

Characters remaining:

Feedback Message