4.11. User Functional Level Reset (FLR)
When the DMA engine receives Functional Level Resets from the PCle HIP module, the reset requests are propagated to the downstream logic via this interface. In addition to performing resets to its internal logic, the FLR interface waits for an acknowledgment from user logic for the reset request before it issues an acknowledgement to the PCle HIP.
Indicates user logic to begin fir for the specified channel in usr_flr_rcvd_chan_num_o asserted until usr_flr_completed_i input is sampled 1'b1.
|usr_flr_rcvd_chan_num_ o [10:0]||Output||
Indicates Channel number for which flr has to be initiated by user logic.
One-cycle pulse from the application indicates completion of flr activity for channel in usr_flr_rcvd_chan_num_o.
Did you find the information on this page useful?