Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 1/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.4.5. PCIe0 PRS

Table 76.  PCIe0 PRS
Parameter Value Default Value Description

PF0 Enable PRS

On / Off

Off

Enable PF0Page Request Service (PRS) capability.

Did you find the information on this page useful?

Characters remaining:

Feedback Message