AN 755: Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow)

ID 683776
Date 12/30/2015
Public
Document Table of Contents

1.6. System Parameters

The top level HDL file (jesd204b_ed.sv) includes system parameters that define the configuration of the reference design as a whole. The default values of the parameters are listed in the table below. You can change the values in the HDL file in order to customize the parameters to your system configuration but each parameter value must fall within the specified range as indicated in the table. When modifying the JESD204B IP core-related parameters (L, M, F, N, N_PRIME, S, CS), ensure that the corresponding parameter values in the JESD204B IP core located in the jesd204b_system.qsys Qsys project are set to match the values that you specified in the HDL file. See Modifying JESD204B IP Core Parameters section for more details.

Table 13.  System Parameters

Parameter

Default Value

Supported Values

Description

LINK

1

1, 2, …, n where n is any positive integer

Number of JESD204B links. One link represents one JESD204B instance.

L

4

1, 2, 4, 8

Number of JESD204B lanes per converter device.

M

2

1, 2, 4, 8

Number of JESD204B converters per device.

F

1

1, 2, 4, 8

Number of JESD204B octets per frame.

N

14

12 – 16

Number of JESD204B conversion bits per converter device.

N_PRIME

16

16

Number of JESD204B transmitted bits per sample.

S

1

1, 2

Number of JESD204B transmitted samples per converter device per frame.

CS

0

0 - 3

Number of JESD204B control bits per conversion sample.

F1_FRAMECLK_DIV

4

1, 4

Divider ratio for frame_clk when F=1. Refer to Core PLL section for more details.

F2_FRAMECLK_DIV

2

1, 2

Divider ratio for frame_clk when F=2. Refer to Core PLL section for more details.

POLYNOMIAL_LENGTH

9

7, 9, 15, 23, 31

Defines the polynomial length for the PRBS pattern generator and checker, which is also the equivalent number of stages for the shift register.

  • If PRBS-7 is required, set this parameter to 7.
  • If PRBS-9 is required, set this parameter to 9.
  • If PRBS-15 is required, set this parameter to 15.
  • If PRBS-23 is required, set this parameter to 23.
  • If PRBS-31 is required, set this parameter to 31.

This parameter value must not be larger than N, which is the output data width of the PRBS pattern generator or converter resolution. If an N value of 12-14 is required, PRBS-7 and PRBS-9 are the only feasible options. If an N value of 15-16 is required, PRBS-7, PRBS-9, and PRBS-15 are the only feasible options.

FEEDBACK_TAP

5

6, 5, 14, 18, 28

Defines the feedback tap for the PRBS pattern generator and checker. This is an intermediate stage that is XOR-ed with the last stage to generate to next PRBS bit.

  • If PRBS-7 is required, set this parameter to 6.
  • If PRBS-9 is required, set this parameter to 5.
  • If PRBS-15 is required, set this parameter to 14.
  • If PRBS-23 is required, set this parameter to 18.
  • If PRBS-31 is required, set this parameter to 28.

Did you find the information on this page useful?

Characters remaining:

Feedback Message