AN 755: Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow)

Download PDF
ID 683776
Date 12/30/2015
Public
Document Table of Contents
Document Table of Contents x
1. Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow)
1. Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow) x
1.1. Reference Design Overview 1.2. Getting Started 1.3. Reference Design Components 1.4. Reference Design Files 1.5. FPGA Pin Assignments 1.6. System Parameters 1.7. Reference Design Software 1.8. Customizing the Reference Design 1.9. AN 755 Document Revision History
1.2. Getting Started x
1.2.1. Hardware and Software Requirements 1.2.2. Hardware Setup 1.2.3. Compiling the HDL and Programming the Board 1.2.4. Setting up the Software Command Line Environment
1.3. Reference Design Components x
1.3.1. Qsys System 1.3.2. Core PLL 1.3.3. Transport Layer 1.3.4. Test Pattern Generator 1.3.5. Test Pattern Checker
1.3.1. Qsys System x
1.3.1.1. Top Level Qsys Address Map 1.3.1.2. ARM HPS Control Unit and Supporting Processor Peripherals 1.3.1.3. JESD204B Subsystem
1.3.1.2. ARM HPS Control Unit and Supporting Processor Peripherals x
1.3.1.2.1. ARM HPS Control Unit 1.3.1.2.2. FPGA Core Control and Status PIO 1.3.1.2.3. SPI Master Module
1.3.1.3. JESD204B Subsystem x
1.3.1.3.1. JESD204B IP Core 1.3.1.3.2. Reset Sequencer 1.3.1.3.3. Transceiver PHY Reset Controller 1.3.1.3.4. Avalon-MM Bridge 1.3.1.3.5. JESD204B Subsystem Address Map
1.7. Reference Design Software x
1.7.1. User Commands 1.7.2. Dynamic Reconfiguration 1.7.3. Software Interrupt Service Routines (ISR) 1.7.4. Software Parameters 1.7.5. Software Functions Description
1.7.5. Software Functions Description x
1.7.5.1. Functions in main.c Source File 1.7.5.2. Functions in rules.c Source File 1.7.5.3. Custom Peripheral Access Macros in macros.c Source File
1.8. Customizing the Reference Design x
1.8.1. Modifying JESD204B IP Core Parameters 1.8.2. Modifying the Data Rate or Reference Clock Frequency 1.8.3. Implementing a Multi-Link Design
1.8.3. Implementing a Multi-Link Design x
1.8.3.1. Editing the Qsys Project 1.8.3.2. Editing the Top Level HDL File 1.8.3.3. Editing the Software Source Code
1. Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow)

1.4. Reference Design Files

The reference design files are included in a ZIP file (jesd204b_av_soc_ref_design.zip). The ZIP file contains two key components:

  • Quartus project archive file (jesd204b_ed.qar)
  • Software project archive file (jesd204b_soc_baremetal_gnu.tar.gz)
Table 10.  Key Files and Folders in the Quartus Project Archive File

File Type

File/Folder

Description

Quartus project files

jesd204b_ed.qpf

Quartus project file.

jesd204b_ed.qsf

Quartus settings file.

output_files

Folder containing output files from Quartus compilation (for example, reports or .sof).

Verilog HDL design files

jesd204b_ed.sv

Top level HDL

jesd204b_ed.sdc

Synopsys Design Constraints (SDC) file containing all timing or placement constraints.

ip Folder containing Verilog HDL and source files of sub-modules instantiated in top level HDL file.
ip/altera_pll Folder containing Verilog HDL and source files of core PLL module.
ip/altiobuf Folder containing Verilog HDL and source files of output buffer module.
ip/spi_mosi_oe Folder containing Verilog HDL and source files of output buffer module.
ip/debounce Folder containing Verilog HDL and source files of switch debouncer module.
ip/issp Folder containing Verilog HDL and source files of ISSP module.
ip/edge_detect Folder containing Verilog HDL and source files of edge detector module.
ip/transport_layer

Folder containing assembler and deassembler HDL.

ip/pattern

Folder containing the test pattern generator and checker HDL.

Qsys Projects

jesd204b_ed_soc.qsys

Top level Qsys system project.

jesd204b_system.qsys

JESD204B subsystem

After you have imported the software project archive file (jesd204b_soc_baremetal_gnu.tar.gz) into the SoC EDS ARM DS-5 tool (refer to Setting up the Software Command Line Environment section), verify that the software project contains the source and header files as shown in the table below.

Table 11.  Source and Header Files in Software Project

File Type

File

Description

Makefiles

Makefile

Software project compilation Makefile. The ARM DS-5 tool executes this Makefile during build project operation. Whenever you add or remove any *.c source files to or from the project, you must manually update the source file list in this Makefile accordingly. See the Setting up the Software Command Line Environment section for more details.

Header files

system.h

Contains base address definitions of the following Avalon-MM peripherals implemented in the FPGA core fabric:

  • Avalon-MM bridge
  • JESD204B IP core TX base layer
  • JESD204B IP core RX base layer
  • Reset sequencer
  • FPGA core control PIO
  • FPGA core status PIO
  • SPI master module

The base addresses correspond to the address maps of the jesd204b_ed_soc.qsys and jesd204b_system.qsys projects in Qsys. Whenever you make any changes to the address maps in Qsys, you must manually update the base addresses in this file accordingly.

altera_jesd204_regs.h

Contains offsets, masks, and bit position definitions for peripherals in the QSYS system that do not have standard access libraries. This includes the following peripherals:

  • JESD204B IP core TX base layer
  • JESD204B IP core RX base layer
  • Reset sequencer
  • FPGA core control PIO
  • FPGA core status PIO

main.h

General user parameter definitions. See Software Parameters section for detailed description of the user parameters.

functions.h

Contains function prototype definitions of sub-functions in main.c.

rules.h

Contains function prototype definitions of rule functions in rules.c.

macros.h

Contains function prototype definitions of macro functions in macros.c.

Source files

main.c

Main C program. Also contain sub functions.

rules.c

Rule checking functions used by the dynamic reconfiguration functions.

macros.c

JESD204B Qsys system device access macros.

Related Information
Level Two Title