AN 755: Implementing JESD204B IP Core System Reference Design with ARM HPS As Control Unit (Baremetal Flow)

ID 683776
Date 12/30/2015
Document Table of Contents

1.8.1. Modifying JESD204B IP Core Parameters

To customize the JESD204B IP core parameters to meet your specifications, follow these steps:

  1. Launch the Quartus® Prime software.
  2. On the File menu, click Open.
  3. Browse and select the jesd204b_ed_soc.qsys file located in the project directory.
  4. Click Open to view the Qsys system in the System Contents window.
  5. Right-click on the jesd204b_subsystem_0 module and select the Drill into subsystem option. The jesd204b_system.qsys project opens in the System Contents window.
  6. In the System Contents window, locate the jesd204b module and double-click it to open the parameter editor. This brings up the Parameters tab that shows the current parameter settings of the JESD204B IP core.
  7. Modify the IP core parameters of the jesd204b module as necessary per your system specifications. When you are done, navigate to File and click Save.
  8. Click the Move to the top of hierarchy button to move back to the jesd204b_ed_soc.qsys view.
  9. Click Generate HDL to generate the HDL files needed for Quartus compilation.
  10. After the HDL generation completes, click Finish to save your Qsys settings and exit the Qsys window.
  11. You have to manually change the system parameters in the top level HDL file to match the parameters that you set in the Qsys project (if applicable). Open the top level HDL file ( in any text editor of your choice.
  12. Modify the system parameters at the top of the file to match the new JESD204B IP core settings in the Qsys project, if applicable. Refer to the System Parameters section for more details on the system parameters.
  13. Save the file and compile the design in Quartus as per the instructions in the Compiling the HDL and Programming the Board section.

Did you find the information on this page useful?

Characters remaining:

Feedback Message