AN 957: Time-Sensitive Networking for Drive-on-Chip Design Example

ID 683707
Date 10/30/2021
Document Table of Contents
Give Feedback

2.4. Programming the FPGA for the TSN for Drive-on-Chip Design Example

  1. Download Intel Quartus Programmer.
  2. Select edition standard, release 17.0, and your operating system.
  3. On the Additional Software tab, under Stand-Alone Software, select Quartus Prime Programmer and Tools.
  4. Download and install it.
  5. Connect the microUSB cable to the FPGA integrated USB Blaster II (the port near to the Ethernet connectors).
  6. Turn on the FPGA.
  7. Open the Quartus Programmer and check the USB Blaster II is recognized.
  8. Alternatively, use Auto Detect feature.
  9. Click Add file… and select output_file.jic (or the created .jic file).
    Figure 3. Intel Quartus Programmer Configuration
  10. Program the FPGA board (the EPCQ flash memory). The EPCQ flash store the FPGA image for the next power-on sequence.