External Memory Interfaces Cyclone® 10 GX FPGA IP User Guide

ID 683663
Date 4/01/2024
Document Table of Contents

10.7.2. On-Chip Debug Port for Cyclone® 10 GX EMIF IP

The EMIF On-Chip Debug Port allows user logic to access the same calibration data used by the EMIF Toolkit, and allows user logic to send commands to the sequencer. You can use the EMIF On-Chip Debug Port to access calibration data for your design and to send commands to the sequencer just as the EMIF Toolkit would. The following information is available:
  • Pass/fail status for each DQS group
  • Read and write data valid windows for each group

In addition, user logic can request the following commands from the sequencer:

  • Destructive recalibration of all groups
  • Masking of groups and ranks
  • Generation of per-DQ pin margining data as part of calibration

The user logic communicates through an Avalon® -MM slave interface as shown below.

Figure 102. User Logic Access