Serial Lite IV Intel® FPGA IP User Guide

ID 683655
Date 12/01/2021
Public
Document Table of Contents

2.6. Bandwidth Efficiency

Table 8.  Bandwidth Efficiency
Variables Settings
XCVR Mode PAM4 NRZ
Streaming Mode Full Basic Full Basic
RS-FEC Enabled Enabled Disabled Enabled Disabled Enabled
Serial interface bit rate in Gbps (RAW_RATE) 56.0 56.0 28.0 28.0 28.0 28.0
Burst size of a transfer in number of word (BURST_SIZE) 1 2,048 4,194,304 2,048 2,048 4,194,304 4,194,304
Alignment period in clock cycle (SRL4_ALIGN_PERIOD) 4,096 4,096 4,096 4,096 4,096 4,096
64/66b encode 0.96969697 0.96969697 0.96969697 0.96969697 0.96969697 0.96969697
Overhead of a burst size in number of word (BURST_SIZE_OVHD) 2 0 22 22 03 03
Alignment marker period in clock cycle (ALIGN_MARKER_PERIOD) 81,915 81,915 81,916 81,916 81,916 81,916
Alignment marker width in clock cycle (ALIGN_MARKER_WIDTH) 5 5 0 4 0 4
Bandwidth efficiency4 0.96821788 0.96916433 0.96827698 0.96822967 0.96922348 0.96917616
Effective rate (Gbps) 5 54.2202012 54.27320236 27.11175544 27.11043076 27.13825744 27.13693248
Maximum user clock frequency (MHz) 6 423.59532225 424.00939437 423.62117875 423.6004806 424.0352725 424.01457
1 The BURST_SIZE for Basic mode approaches infinity, hence a large number is used.
2 In Full mode, the BURST_SIZE_OVHD size is inclusive of the START/END paired Control Words in a data stream.
3 For Basic mode, BURST_SIZE_OVHD is 0 because there is no START/END during streaming.
4 Refer to Link Rate and Bandwidth Efficiency Calculation for bandwidth efficiency calculation.
5 Refer to Link Rate and Bandwidth Efficiency Calculation for effective rate calculation.
6 Refer to Link Rate and Bandwidth Efficiency Calculation for maximum user clock frequency calculation.

Did you find the information on this page useful?

Characters remaining:

Feedback Message