Arria® 10 GX Transceiver Signal Integrity Development Kit User Guide

Download PDF
ID 683553
Date 12/01/2025
Public
Document Table of Contents
Document Table of Contents x
1. About This Development Kit 2. Getting Started 3. Development Board Setup 4. Board Update Portal 5. Board Components 6. Board Test System 7. Document Revision History for the Arria® 10 GX Transceiver Signal Integrity Development Kit User Guide A. Programming the Flash Memory Device B. Safety and Regulatory Compliance Information
1. About This Development Kit x
1.1. Development Kit Features 1.2. Handling the Board
1.1. Development Kit Features x
1.1.1. Hardware 1.1.2. Software 1.1.3. Development Kit Package
2. Getting Started x
2.1. Before You Begin 2.2. Installing the Quartus® Prime Software 2.3. Inspect the Board 2.4. Installing the Development Kit 2.5. Installing the Intel® FPGA Download Cable Driver
3. Development Board Setup x
3.1. Setting Up the Board 3.2. Factory Default Switch Settings
4. Board Update Portal x
4.1. Connecting to the Board Update Portal Web Page 4.2. Using the Board Update Portal to Update User Designs
5. Board Components x
5.1. Board Overview 5.2. Arria® 10 FPGA 5.3. MAX® V CPLD 5.4. Configuration Elements 5.5. Status Elements 5.6. Setup Elements 5.7. Clock Circuits 5.8. General User Input/Output 5.9. Transceiver Channels 5.10. Communication Ports 5.11. Flash Memory 5.12. Power Supply
5.2. Arria® 10 FPGA x
5.2.1. I/O Resources
5.4. Configuration Elements x
5.4.1. FPGA Programming over Embedded Intel® FPGA Download Cable 5.4.2. FPGA Programming from Flash Memory 5.4.3. FPGA Programming over External Intel® FPGA Download Cable
5.7. Clock Circuits x
5.7.1. Transceiver Dedicated Clocks 5.7.2. General Purpose Clocks 5.7.3. Embedded Intel® FPGA Download Cable Clock
5.8. General User Input/Output x
5.8.1. User-Defined Push Buttons 5.8.2. User-Defined DIP Switch 5.8.3. User-Defined LEDs 5.8.4. Character LCD
5.12. Power Supply x
5.12.1. Power Measurement 5.12.2. Power Distribution System 5.12.3. Temperature Sense
6. Board Test System x
6.1. Preparing the Board 6.2. Running the Board Test System 6.3. Version Selector 6.4. Using the Board Test System
6.4. Using the Board Test System x
6.4.1. The Configure Menu 6.4.2. The System Info Tab 6.4.3. The GPIO Tab 6.4.4. The Flash Tab 6.4.5. The XCVR #1 Tab 6.4.6. The XCVR #2 Tab 6.4.7. The XCVR #3 Tab 6.4.8. Power Monitor 6.4.9. Clock Control
6.4.2. The System Info Tab x
6.4.2.1. Board Information 6.4.2.2. MAX® V Registers 6.4.2.3. JTAG Chain 6.4.2.4. Qsys Memory Map
6.4.3. The GPIO Tab x
6.4.3.1. Character LCD 6.4.3.2. User DIP Switches 6.4.3.3. User LEDs 6.4.3.4. Push Button Switches
6.4.4. The Flash Tab x
6.4.4.1. Read 6.4.4.2. Write 6.4.4.3. Random Test 6.4.4.4. CFI Info 6.4.4.5. Inc Test 6.4.4.6. Reset 6.4.4.7. Erase 6.4.4.8. Flash Memory Map
6.4.5. The XCVR #1 Tab x
6.4.5.1. XCVR1 Tab—Status 6.4.5.2. XCVR1 Tab—Port 6.4.5.3. XCVR1 Tab—PMA Setting 6.4.5.4. XCVR1 Tab—Data Type 6.4.5.5. XCVR1 Tab—Error Control 6.4.5.6. XCVR1 Tab—Run Control
6.4.6. The XCVR #2 Tab x
6.4.6.1. XCVR2 Tab—Status 6.4.6.2. XCVR2 Tab—Port 6.4.6.3. XCVR2 Tab—PMA Setting 6.4.6.4. XCVR2 Tab—Data Type 6.4.6.5. XCVR2 Tab—Error Control 6.4.6.6. XCVR2 Tab—Run Control
6.4.7. The XCVR #3 Tab x
6.4.7.1. XCVR3 Tab—Status 6.4.7.2. XCVR3 Tab—Port 6.4.7.3. XCVR3 Tab—PMA Setting 6.4.7.4. XCVR3 Tab—Data Type 6.4.7.5. XCVR3 Tab—Error Control 6.4.7.6. XCVR3 Tab—Run Control
6.4.9. Clock Control x
6.4.9.1. Serial Port Registers 6.4.9.2. fXTAL 6.4.9.3. Target Frequency 6.4.9.4. Reset Si570 6.4.9.5. Set New Frequency
A. Programming the Flash Memory Device x
A.1. CFI Flash Memory Map A.2. Preparing Design Files for Flash Programming A.3. Creating Flash Files Using the Nios® II EDS A.4. Programming Flash Memory Using the Board Update Portal A.5. Programming Flash Memory Using the Nios II EDS A.6. Restoring the Flash Device to the Factory Settings A.7. Restoring the MAX® V CPLD to the Factory Settings
B. Safety and Regulatory Compliance Information x
B.1. Safety and Regulatory Information B.2. Compliance Information
B.1. Safety and Regulatory Information x
B.1.1. Safety Warnings B.1.2. Safety Cautions
1. About This Development Kit
2. Getting Started
3. Development Board Setup
4. Board Update Portal
5. Board Components
6. Board Test System
7. Document Revision History for the Arria® 10 GX Transceiver Signal Integrity Development Kit User Guide
A. Programming the Flash Memory Device
B. Safety and Regulatory Compliance Information

5.2. Arria® 10 FPGA

The development board features the Arria® 10 GX115 FPGA (10AX115F1932C).

Arria® 10 GX FPGA device features:
  • 1.15M Logic Elements (LEs)
  • 427,200 Adaptive Logic Modules (ALMs)
  • 1,708,800 registers
  • 54,260 Kb of M20K memory
  • 12,984 Kb of MLAB memory
  • 1,518 Variable Precision Digital Signal Processing (DSP) Blocks
  • 3,036 18-bit x 19-bit Multipliers
  • 32 Fractional Synthesis Phase-Locked Loops (PLLs)
  • 72 15-Gbps transceivers

Section Content
I/O Resources

Level Two Title