Intel® Quartus® Prime Pro Edition User Guide: Scripting

ID 683432
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.27.31. set_output_delay (::quartus::sdc)

The following table displays information for the set_output_delay Tcl command:

Tcl Package and Version

Belongs to ::quartus::sdc

Syntax set_output_delay [-h | -help] [-long_help] [-add_delay] [-blackbox] -clock <name> [-clock_fall] [-fall] [-max] [-min] [-reference_pin <name> ] [-rise] [-source_latency_included] <delay> <targets>
Arguments -h | -help Short help
-long_help Long help with examples and possible return values
-add_delay Create additional delay constraint instead of overriding previous constraints
-blackbox Create an assignment for a partition boundary port causing it to be treated as a port
-clock <name> Clock name
-clock_fall Specifies output delay relative to the falling edge of the clock
-fall Specifies the falling output delay at the port
-max Applies value as maximum data required time
-min Applies value as minimum data required time
-reference_pin <name> Specifies a pin or port in the design to which the output delay is relative
-rise Specifies the rising output delay at the port
-source_latency_included Specifies input delay already includes added source latency
<delay> Time value
<targets> Collection or list of output ports
Description

Specifies the data required times at the specified output ports relative the clock specified by the -clock option. The clock must refer to a clock name in the design. Output delays can be specified relative to the rising edge (default) or falling edge (-clock_fall) of the clock. If the output delay is specified relative to a simple generated clock (a generated clock with a single target), the clock arrival times to the generated clock are added to the data required time. Output delays can be specified relative to a pin or a port (-reference_pin) in the clock network. Clock arrival times to the reference pin or port are added to the data required time. Output delays can include clock source latency. By default the clock source latency of the related clock is added to the output delay value, but when the -source_latency_included option is specified, the clock source latency is not added because it was factored into the output delay value. The maximum output delay (-max) is used for clock se