Visible to Intel only — GUID: reference_TCL_tcl_pkg_sdc_ver_1_5_cmd_set_multicycle_path
Ixiasoft
Visible to Intel only — GUID: reference_TCL_tcl_pkg_sdc_ver_1_5_cmd_set_multicycle_path
Ixiasoft
3.1.27.30. set_multicycle_path (::quartus::sdc)
The following table displays information for the set_multicycle_path Tcl command:
Tcl Package and Version | Belongs to ::quartus::sdc |
||
Syntax | set_multicycle_path [-h | -help] [-long_help] [-end] [-fall_from <names> ] [-fall_to <names> ] [-from <names> ] [-hold] [-rise_from <names> ] [-rise_to <names> ] [-setup] [-start] [-through <names> ] [-to <names> ] <value> | ||
Arguments | -h | -help | Short help | |
-long_help | Long help with examples and possible return values | ||
-end | Specifies that the multicycle is relative to the destination clock waveform (default) | ||
-fall_from <names> | Valid source clocks (string patterns are matched using Tcl string matching) | ||
-fall_to <names> | Valid destination clocks (string patterns are matched using Tcl string matching) | ||
-from <names> | Valid sources (string patterns are matched using Tcl string matching) | ||
-hold | Specifies that the multicycle value applies to clock hold or removal checks | ||
-rise_from <names> | Valid source clocks (string patterns are matched using Tcl string matching) | ||
-rise_to <names> | Valid destination clocks (string patterns are matched using Tcl string matching) | ||
-setup | Specifies that the multicycle value applies to clock setup or recovery checks (default) | ||
-start | Specifies that the multicycle is relative to the source clock waveform | ||
-through <names> | Valid through nodes (string patterns are matched using Tcl string matching) | ||
-to <names> | Valid destinations (string patterns are matched using Tcl string matching) | ||
<value> | Number of clock cycles | ||
Description | Specifies a multicycle exception for a given set of paths. Multicycles can be specified relative to the source clock (-start) or destination clock (-end). This is useful when the source clock and destination clock are operating at different frequencies. For example, if the source clock is twice as fast (half period) as the destination clock, a -start multicycle of 2 is usually required. Hold multicycles ( |