Intel® Quartus® Prime Pro Edition User Guide: Scripting

ID 683432
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.17.1. compute_pll (::quartus::iptclgen)

The following table displays information for the compute_pll Tcl command:

Tcl Package and Version

Belongs to ::quartus::iptclgen

Syntax compute_pll [-h | -help] [-long_help] -family <family> -input_freq <input_freq> -output_freqs <output_freqs> -output_phases <output_phases> -pll_type <pll_type> -speed_grade <speed_grade> -temp_dir <temp_dir>
Arguments -h | -help Short help
-long_help Long help with examples and possible return values
-family <family> Device family
-input_freq <input_freq> input frequency in Mhz
-output_freqs <output_freqs> desired output frequencys
-output_phases <output_phases> desired output phase shifts
-pll_type <pll_type> pll type
-speed_grade <speed_grade> Device speed grade
-temp_dir <temp_dir> temporary directory
Description

Parses the HDL file specified and saves output to the file name specified.

Example Usage
compute_pll -family "stratix iii" -pll_type "fast_pll" -input_freq 100 -output_freqs "100, 200, 333" 
Return Value Code Name Code String Return
TCL_OK 0 INFO: Operation successful
TCL_ERROR 1 ERROR: Invalid Intel FPGA IP Name: <string>. Specify a legal port type.
TCL_ERROR 1 ERROR: Illegal number of arguments. Specify %u argument(s) for option <string>.
TCL_ERROR 1 ERROR: No open project. Open an existing project or create a new project.

Did you find the information on this page useful?

Characters remaining:

Feedback Message