Serial Lite III Streaming Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 11/01/2021
Document Table of Contents

2. Detailed Description for Intel® Stratix® 10 H-tile and L-tile Serial Lite III Streaming Standard Clocking Mode Design Example

This design example demonstrates the functionality of data streaming using standard clocking mode.

To generate the design example, select any of the following presets:

  • Standard Clocking Mode 2x25.0G
  • Standard Clocking Mode 4x28.0G
  • Standard Clocking Mode 6x12.5G
  • Standard Clocking Mode 6x17.4G
Note: By default, the design examples are generated as duplex core. To generate the design examples in simplex core, select Simplex for the Direction parameter.