Serial Lite III Streaming Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.1. Design Example Components

The design example consists of the following components:

  • Serial Lite III Streaming IP core variation
  • Source and sink user clock—fPLL
  • Traffic generator
  • Traffic checker
  • Demo control
  • Demo management